A Low-Power 8-PAM Serial Transceiver in 0.5- m Digital CMOS
نویسندگان
چکیده
An 8-PAM CMOS transceiver is described in this paper. Pre-emphasis is implemented without an increase in DAC resolution or digital computation. The receiver oversamples with three fully differential 3-bit ADCs. The prototype transmits at up to 1.3 Gb/s and has a measured bit error rate of less than 1 in 10 for an 810-Mb/s pseudorandom bit sequence transmission. The device, packaged in a 68-pin ceramic leadless chip carrier, is implemented in 0.5m digital CMOS, occupies 2 mm, and dissipates 400 mW from a 3.3-V supply.
منابع مشابه
High-speed Transceiver Design in Cmos Using Multi-level (4-pam) Signaling
JOSEPH, BALU High-Speed Transceiver Design in CMOS using Multilevel (4-PAM) Signaling. (Under the direction of Dr. Wentai Liu) The design of a 4 Gbps serial link transceiver in 0.35μm CMOS process is presented. The major factors limiting the performance of high-speed links are transmission channel bandwidth, timing uncertainty and on-chip frequency limitations. The design uses a combination of ...
متن کاملA 0.5- m CMOS 4.0-Gbit/s Serial Link Transceiver with Data Recovery Using Oversampling
A 4-Gbit/s serial link transceiver is fabricated in a MOSIS 0.5m HPCMOS process. To achieve the high data rate without speed critical logic on chip, the data are multiplexed when transmitted and immediately demultiplexed when received. This parallelism is achieved by using multiple phases tapped from a PLL using the phase spacing to determine the bit time. Using an 8 : 1 multiplexer yields 4 Gb...
متن کاملA Serial-Link Transceiver Based on 8-GSamples/s A/D and D/A Converters in 0.25- m CMOS
This paper presents a transceiver that uses a 4-bit flash analog-to-digital converter (ADC) for the receiver and an 8-bit current-steering digital-to-analog converter (DAC) for the transmitter. The 8-GSamples/s converters are 8-way time interleaved. Digital compensation reduces the input offset of the ADC comparators to less than 0.6 LSB, improves the accuracy of the interleaved sampling clocks...
متن کاملLow Power Digital System for Reconfigurable Neural Recording System
A digital system is proposed for low power 100channel neural recording system in this paper, which consists of 100 amplifiers, 100 analog-to-digital converters (ADC), digital controller and baseband, transceiver for data link and RF command link. The proposed system is designed in a 0.18 μm CMOS process and 65 nm CMOS process. Keywords—multiplex, neural recording, synchronization, transceiver
متن کاملA CMOS 4-PAM Multi-Gbps Serial Link Transceiver A DISSERTATION SUBMITTED TO THE DEPARTMENT OF ELECTRICAL ENGINEERING AND THE COMMITTEE OF GRADUATE STUDIES OF STANFORD UNIVERSITY IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE OF DOCTOR OF PHILOSOPHY
As the demand for higher data-rate communication increases, low-cost, high-speed serial links using copper cables become attractive for distances of 1 to 10 meters. For multi-Gbps applications, the data rate is limited by the channel low-pass characteristics due to cable skin-effect loss and the speed of the process technology. This design uses a receiver equalizer in combination with a transmi...
متن کامل